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ABSTRACT
A logic design has been proposed for a device which is part of a 
pattern recognition system^-. The device centers a character projected 
on a grid of photodiodes. The centering is performed in two phases. 
During phase 1 a sequential network positions the character such that 
it lies symmetrically with respect to either of the two parallel sides 
of the grid or all the four sides. The sequential circuit operates in 
the fundamental mode and takes its primary inputs from the four sides 
of the grid. The sequential circuit realisation uses the minimum 
number of amplifiers in its feedback loops. If at the end of the 
sequential circuit operation, the character is not symmetrical with 
respect to all the four sides of the grid, phase 2 network goes into 
operation and shifts the character by the required amount in the 
required direction. The phase 2 network is essentially a combinational 
network (no feedback) which compares pairs of corresponding rows or 
columns of the grid, one at a time. The logic device was simulated on 
an IBM 1620 Model II computer and found to be satisfactory in its 
operation.
The device proposed here is novel for a pattern recognition system 
such as the one proposed by Dydyk.^
ii
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CHAPTER I 
INTRODUCTION •
An analogue - digital system for the recognition of hand printed 
capital block letters and numerals projected on a grid of photo cells 
was proposed by B.R. Dydyk^ at the Electrical Engineering Department of 
the University of Windsor. As further research proceeded on this, it 
was decided to develop the peripheral equipment of the system. The 
analogue portion of the system required letters of uniform size 
occupying as much of the grid as possible. This thesis presents the 
logic design of a centering device whose objectives are:
(1) to make a character projected on the array of photo cells 
(figure 1) lie symmetrically with respect to the horizontal 
and vertical axes and
(2) to make it occupy maximum area of the grid.
A character is considered partially centered when it lies entirely 
within the grid and on magnification simultaneously touches any two of 
the parallel sides of the grid. A character is considered fully 
centered when it lies entirely within’the grid and on magnification 
touches all the four sides of the grid or when a partially centered 
character is shifted so as to lie symmetrically with respect to all the 
sides of the grid. To achieve this the device has to know the previous 
states of the character or in other words^it has to have a memory. The 
signal that determines the state of the character is obtained from the 
four sides of the array of diodes. It is called an input to the logic 
network. Commands to magnify, contract or shift the character would 
form the outputs of the network. The 'state' of the network corresponds 
to some memory of the past inputs. The dependence of the outputs on
1
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the present and past inputs can be expressed as a function of the present 
input and 'state' of the network. Such, a network is called a sequential 
circuit. A character projected on the grid is shifted or contracted and 
magnified once or a number of times before it gets centered partially 
or fully by the sequential network. Partially centered characters 
need only a further shifting which can be accomplished by comparing the 
rows or columns the character spans on either side of the reference axis. 
The logic circuitry for this need only be of the combinatorial type 
(no feedback).
At present no information appears to be available on logic control
devices used to position a group of characters in pattern recognition 
2 3
systems ’ that use stimulus pictures.
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CHAPTER II 
THE SYSTEM
2.1 Review of Sequential Circuits
Sequential circuits are usually classified as asynchronous or
4 4
fundamental mode circuits and synchronous or pulse mode circuits.
Inputs which can remain in one state or another for an indefinite 
length of time are termed level inputs. Asynchronous circuits have 
level inputs. Inputs to synchronous circuits are gated by clock signals. 
The outputs of sequential circuits can be of the pulse or fundamental 
mode.
The function realized by a sequential circuit can be described by a 
flowtable. The rows and columns of the flowtable cprrespond to the 
internal states and primary input states. The entries of the flowtable 
are the next internal state and output state. A total state is a 
combination of an input state and an internal state. A decimal total 
state number^ or simply a state number is defined as: 
q-1 q+s-1
E x • 2J + I y * 2  (1)
j-0 3 p=q P
where x ., y = 0 or 1 , q and s are the number of variables in the
j P
input and internal states respectively ,
x , x _   x. represents an input state, and
q-1 q-2 0
^q+s 1 ^q+s-2 --- ^q rePresents an internal state.
In asynchronous circuits, a total state is stable if the next state
entry is equal to the present internal state. When the circuit is in a
stable total state, the.internal state can change only after the input
state is changed.
An asynchronous sequential circuit is said to operate in a
3
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fundamental mode if the inputs are never changed unless the circuit 
is stable internally. If no more than one output change occurs for any 
input change in an asynchronous circuit, it is called a normal sequential 
circuit. A sequential circuit can be designed to operate meaningfully 
either as a synchronous or an asynchronous device.
If (x^, X£, --- x r), are the inputs to a logic decision element and
the output is
Z = f (x^, X£, --- x^), a delay occurs between the time the inputs
are supplied and the time the output assumes the value designated by 
the funcation Z = f (x^, --- x^). It is called an element delay. The
delay in the transmission of a signal along a line is called a line 
delay. Line and element delays constitute stray delays. An inertial 
delay element A is one that does not respond to input changes of 
duration less than A.
In asynchronous circuits there are no clock signals to regulate 
the circuit. Unger** has shown that in level input asynchronous 
sequential circuits, if a closed loop -exists and if the system 
variables are such that a signal may flow entirely around the loop, then 
that loop must contain an amplifier. Such a loop is called a feedback 
loop.
Sequential circuits can be represented in two ways-a Mealy model^
8
or a Moore model . In the Moore model the outputs are directly 
dependent on the internal states whereas in the Mealy model the 
outputs are dependent on the total state.
2.2 Outline of Proposed Method
The logic control unit centers a character projected on a grid of
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5photodiodes in two phases. Phase 1 consists of an asynchronous 
sequential circuit using RC networks as inertial delays. At the end 
of Phase 1 operation the character would have been centered either 
partially or fully. If the centering is only partial, Phase 2 network 
which is of the combinational type, shifts the character suitably.
The grid is composed of 80 photodiodes. It is proposed to mount 
photocells , of low threshold values, on the sides of the grid as in 
figure 1 , to determine the primary inputs to the sequential network.
Such an arrangement permits the character on being centered to occupy a 
larger area of the grid. The low threshold values of these photo cells 
restrict over expansion of a character.
The grid of photocells is proposed to be mounted in the picture 
plane of a camera, to which the stimulus pictures can be shown. 
Contraction and magnification effect can be obtained using a zoom lens 
arrangement. The stimulus pictures are to be mounted in a light weight 
frame which can be shifted whenever shift operations are called for. 
Apart from these internal power supply, racks to hold the logic modules, 
push buttons and lamp indicators are required for the system.
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CHAPTER III 
LOGIC DESIGN OF THE CENTERING DEVICE
3.1 General Discussion
In the design of a sequential circuit the first decision to be 
taken is the mode of operation of the circuit - synchronous or 
asynchronous. Asynchronous circuits are faster because the system 
operates at its own speed. Transient conditions during the change of 
state variables cannot be ignored with asynchronous operation, and 
several variables are allowed to change (referred to as a race) only 
if the resulting state does not depend on the order of change of these 
variables (referred to as non critical race). Though the problem of 
races is not present with synchronous operation, stray delays in 
combinational circuits and feedback lines can cause difficulties in 
synchronising the next input and the next state to obtain the intended 
behaviour of the system. In an asynchronous circuit if an input is 
applied and held on the input lines, the machine will change state only 
once, that is the next state will be a stable state under the input and 
if.no critical race condition occur, the sequential circuit will remain 
stable until a new input is applied. In an asynchronous circuit, to 
change from the present to the next state, a sequence of internal 
variable changes may be required and the time between input changes
must be sufficient to allow for the longest possible sequence.
5 9
Liu and Friedman have shown that normal fundamental mode
circuits can be realized such that in a transition from the present to
the next state, all internal state variables that need to be changed
can be allowed to change simultaneously without the hazard of critical
races. Such circuits are not only fast in operation but use the
6 .
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smallest possible number of amplifiers in the feedback loops. On this 
basis, the sequential network is designed to operate in the fundamental 
mode.
The primary inputs to the circuit will be taken from the four sides 
of the grid. So sixteen input combinations are possible. The bits in 
the input combination from left to right represent inputs from top, 
right, bottom and left sides of the grid. The inputs are coded as 
follows: T R B L
11 0 0 0 0
12 0 0 0 1
13 0 0 1 0
14 0 0 1 1
15 0 1 0  0
16 0 1 0  1
17 0 1 1 0
18 0 1 1 1
19 1 0  0 0
110 1 0  0 1
111 1 0  1 0
112 1 0  1 1
113 1 1 0  0
114 1 1 0 1
115 1 1 1 0
116 1 1 1 1
Thus input 18 means that the image touches the right, bottom and left 
sides of the grid.
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The following basic output operations are involved in trying to 
center a character on the grid:
(a) contraction
(b) magnification
(c) shift.
Under the shift operation the character is moved up or down or right or 
left. The extent of shift is either full or one half the grid cell in 
the direction of shift. Thus the output command 'full down' will shift 
the whole character down by one grid cell. The command 'half right' 
will shift the character right by one half grid cell. It becomes 
necessary to shift by half grid cells, when the character spans an 
odd number of rows or columns on the grid. The contraction and 
magnification have to be uniform and their extent restricted to one half 
of a grid cell. Distinct command signals are required to indicate that 
the character is centered along the horizontal, vertical or both the 
axes. If the character is touching the top, right and left sides of 
the grid, it has to be moved down and contracted. So commands such as 
'contract down', 'contract up' etc. are required. In all seventeen 
operations (indicated in Table I along with their binary and decimal 
codes) are required. These comprise the output states of the sequential 
network.
3.2 Flowtable
Table II indicates the initial flowtable for the asynchronous 
machine. Table III summarizes all the states involved in the initial 
flowtable. There are sixteen initial states. States JA, JB, JC, JD,
KA, KB, KC and KD are introduced to prevent the hazard of the machine 
entering a never ending cycle from complementary commands associated
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with states B, E and C, H (see figure 2).
Stable internal states in the flowtable are distinguished by 
underlining them. The decimal numbers besides the stable entries are 
the desired outputs for the corresponding total states.
Before the internal states of the sequential machine are coded, it 
is helpful to minimize the number of internal states^. On the flowtable, 
this operation corresponds to minimizing the number of rows. In a 
Mealy type machine two or more rows can be merged if for each input 
state these rows do not have conflicting entries. An entry which 
appears in any one of the rows will appear in the composite row.
Underlined entries in any one of the merged rows will be underlined in 
the composite row. In Moore model machines as the output is dependent 
only on the internal state, two rows can be considered for merging if and 
only if their outputs are the same. It is proposed to model the 
sequential machine as a Mealy type for two reasons:
(1) It permits maximum row merger and hence minimum number of 
internal states.
(2) The assignment technique developed by Friedman is particularly 
suited to Mealy type machines.
The following rows can be merged together:
Rows Merged Composite Row Designator
AA, AB, AC, AD A
DA, DB, DC, DD, DE,
DF, DG, DH, DI, DJ, DK D
JA, JB, JC, JD J
KA, KB, KC, KD K
The condensed flovrtable appears as Table IV.
Two stable states in a flowtable associated with the same input
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1 0
state and output state are considered equivalent unless there exists 
some sequence of input states which may start from either of the two 
underlined entries and give corresponding output sequences which differ 
from one another. It is seen that there are no equivalent states in 
the condensed flowtable. In the discussion that follows, the word 
flowtable is to be taken to mean the condensed flowtable.
3.3 State Assignment
The eight rows of the flowtable indicate the need for binary 3-tuples, 
y2 y^ to code the internal states. If the assignment is made such
that any transition from one state to another changes only one y^
variable, no races occur. A binary three tuple can have only 3 
adjacent three tuples. It is seen from the flow table that a 
transition from state B can lead to states A, C, D, J or H depending 
on the input. It is only possible to assign to any three of these, 
states adjacent to B. Hence there is a necessity to employ non- 
critical races. An initial assignment is made as follows. As many of 
the next internal states as possible are made adjacent to the present 
states.
A 0 0 0
B 0 0 1
C 0 1 0
D 1 0  0
E 1 1 0
H 1 1 1
J 0 1 1
K 1 0  1
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Each column of the flowtable is examined separately for the nature of 
transitions involved. If noncritical races are to be set up, it is done 
by relaxing the excited state variables one by one from right to left 
changing only one y^ variable at a time. This procedure is adopted to
avoid repetition of states unnecessarily and to be consistent.
Column 1
The transition paths are ;
Initial State Transition Path Final State
A 000 A
B 001 -> 000 A
C 010 -> 000 A
D 100 -> 000 A
E 110 -> 100 -> 000 A
* H 111 -> 110 -> 100 -> 000 A
Whatever be the intermediate states, the final state of 000 is always
reached and so no hazards are involved.
Column 2
The transitions involved are J 
Initial State Transition Path Final State
A 000 -*-001 B
B 001 B
C 010 -> 011 ->001 B
D 100 -> 101 -> 001 B
E 110 -> 111 ->101 K
H 111 -> 101 -> 001 B
J 011 J
K 101 K
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1 2
Critical races are observed in paths starting from C, D, E and H and
to avoid them the state assignment has to be augmented with additional
variables. The minimum number of additional variables required, can be
4
estimated using a method due to Liu .
A transition path can be represented using decimal total state numbers. 
The decimal total state numbers are found (using expression 1) as 
follows:
Total State State Number
E 12 1x2 6+1x2 5+0x24+0x2 3+0x2 2+0x21+ 1x2° - 97
K 12 1x2 6+Gx2 5+1x2 4+0x2 3+0x2 2+0x21+lx20 = 81
H 12 1x26+ 1x25+ 1x24+0x23+0x22+0x21+1x2° = 113
Stable state numbers in the transition path, are circled. The primary 
input responsible for the transition is written over the first arrow. 
The path from E to K in Column 2 would look like
12 ^
97 -► 113 @  .
A state number is said to repeat impermissibly 3 if
(1) an intermediate state number in a path is repeated in another 
path with different following state numbers
(2) an initial or terminal state number of a path is repeated as 
intermediate state numbers of other paths.
The transition paths in Column 2 using state numbers are
for starting states B, J and K wherein the final states are the 
same as starting states and
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Two theorems due to Liu are given below without proof.
Theorem 1. In the transition of a flowtable if there is only one 
state number S that repeats impermissibly and it 
repeats exactly q > 1 times, then the necessary and
sufficient number of additional variables is given by
an integer that is the lowest to satisfy the inequality
m > log2q.
Theorem 2. If more than one state number repeats impermissibly and
if the set of paths in which these state numbers repeat
are disjoint then the additional variables required is
the lowest to satisfy the inequality
m > log- (max (q.)) 
i
where state repeats q^ times, S2 q2 times and so on.
In the above cases, if an initial or terminal state number is
repeating impermissibly, then the number of additional variables required 
is m + 1. The intermediate state numbers of paths that have states
impermissibly repeating can be increased by the introduction of additional
state variables. For example each of the state numbers 49, 81 and 113
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uin Column 2 repeat once impermissibly. State number 113 is also an 
initial state number of path 
12
113 + 81 ^ 17 .
12
If transition 97 •+• 113 -*■ 81 did not exist, one additional state 
variable would have sufficed and the transition path would be set up as 
follows.
^241 -*• 209 ■* 145 - j
113--- - 81 -- -► 17
The dotted arrows indicate the old transition path and solid arrows 
indicate the new transition path. The number 128 (the new variable 
is y j with a weight of 2^ by expression 1) is added to every state 
number of the path with impermissibly repeating state numbers. The 
resulting sequence is made the path that leads from the initial to the 
final state. The various transitions become
12 ® - >
33 -»• 161 -»■ 177 -> 145 -► QL5
12 /
65 + 193 -*• 209
X2 /
113 241
12 ^
97 -*» 113 + (8l)
, and ( Q )
As state number 113 still repeats impermissibly, the addition of another 
variable becomes necessary.
^353 -*■ 369 -> 337 ^
97 113 + 81 •
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1 5
Firm arrows above, indicate the path, free of critical races.
For Column 2 it is therefore seen that two additional variables 
are required to avoid critical races. Similar examination of other 
columns show that no more than two additional variables are required to 
avoid critical races and to effect the required transitions. Using 
this assignment technique the sequential machine for the centering 
device needs a sequence of up to four changes in state variables to 
accomplish a change of state.
If p is the number of states of an asynchronous machine and k the 
lowest integer to satisfy the inequality > log2P, the machine can be
realized with 2km-l state variables. Using this 2km~l assignment
technique^ (due to Huffman) an eight state machine would need 5 
Internal variables. A set of 5-tuples is associated with each state.
If the time required to effect one transition is taken as a unit time, 
this method would require utmost two units of time to effect a 
transition from any state to any other. The set of 5-tuples are so 
assigned that there is at least one 5-tuple in each that is adjacent to 
a 5-tuple in the set associated with the state to which the transition 
has to take place. Noncritical races to get into such adjacent 5-tuples 
can be allowed and a further change of one variable will complete the 
transition.
Table V shows a state assignment using Friedman's technique. It is 
derived as follows. Each column of the flowtable is considered 
separately. If in the ith column, Si distinct entries exist, a^
variables are required to code the column where a^ is the smallest
integer to satisfy the inequality a^ > logg S^. The a^ variables are
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denoted by y^* --- y ^ . Here the superscript indicates the column
and the subscript the number of variables required to code the entries
of that column. Let NS (X, Ij) represent the next state when the present
state is X and Ij is the input. Two states X and U in a column are
given the same coding if and only if NS (X, Ij) = NS (U, Ij). The
symbol <}> is entered to represent 'don't care' entries if the next state
is unspecified. Table V shows the preliminary assignment thus made.
Column 2 for example, contains three distinct states B, J and K which
are encoded as follows:
B 0 <j>
J 1 0  
K 1 1
Column 2 is then filled. The other columns in the flowtable are filled 
similarly. An examination of Table V indicates the following:
(1) Columns 1, 4, 7, 8 , 10, 12, 13, 14 and 15 are identical and 
have only one entry-'O'. These do not contribute to the 
uniqueness of the row assignment and hence can be discarded.
(2) Columns 6 , 11 and 16 are identical. Any two can be disregarded. 
The assignments would still be unique.
(3) Subcolumns 2 of columns 2, 3, 5 and 9 can be merged as they have 
no conflicting entries.
When these modifications are carried out the row assignment of Table VI
results. The variable Indicates that columns 6, 11 and 16
X , X , 1
in Table V have been merged.
It is observed that this assignment has six state variables (compared 
to 5 variables of the previous schemes). It is shown in the next 
section, that no critical races are involved when this technique is
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used. All variables that require to be changed in a transition are 
allowed to change simultaneously. Hence the speed of operation is 
fast as compared to the circuits derived using the other assignment 
methods. No more than two variables are required to code any column.
This means that only two amplifiers are needed in the feedback paths. 
Additional amplifiers may however be needed for purposes such as wave 
shaping etc. Based on these considerations, the Friedman assignment 
technique is used for the sequential circuit.
3.4 The Output Matrix
Table VII shows the partial output matrix. Each row of the table
corresponds to an internal state and each column to a primary input.
The entries of the table are the output states associated with the
corresponding total states. By consulting the output data in Table II,
output states that correspond to the stable total states of the flowtable,
are immediately assigned. This results in the partial output matrix
(Table VI). One is concerned with the output only after the circuit has.
become internally stable. As the machine is being modelled after the
Mealy type, each of the remaining unstable entries, is assigned the
output associated with the corresponding stable entry in the flowtable.
As the input is changed to its new value, the output is changed at
once to the one corresponding to the ultimate circuit condition. An
examination of the flowtable along with the output matrix (Table VIII)
shows that there is no more than one output change for any input change.
4 12
Such flowtables are called normal fundamental flowtables *
3.5 Derivation of the Combinatorial Circuitry for the Sequential 
Network-Phase I
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1 8
Figure 3 shows a representation of an asynchronous circuit with 
feedback index F. LC is a logic circuit that has neither memory nor 
feedback loops. Me is a sequential circuit with memory (delay) but no 
feedback loops. As the operation is in the fundamental mode, for each 
stable state, the lines q^, q2 > —  q^ have some values associated with
them. The stable input states and stable q^s determine uniquely, the
state of MC and hence the system. Z2 --- Zr represent the output
bit combinations and is also determined by the input state and q^s * It
was seen earlier that the system has a feedback index of two. If
denotes the ith amplifier and q^ its output
‘k  ’ E V y i (2)
k T m 
I
m=l
where k is the number of input columns in the flowtable. This means 
that the ith amplifier is used to amplify the ith state variable with 
superscript m when the input is 1^. For, if the input is say 1^,
W -  .
The vector (q., q0, —  q_) completely determines for any input, the next
X Z r
values of output and state variables. Thus
- * . v v  < v  v  -- V  (3)J m = 1 J
for n = 1, 2 , ---  k
J - 1, 2 ,  F
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1 is the number of bits in the output state •
Column I of the flowtable can be considered as a submachine MC .
m m
When the input is I , there are no critical races in MC . When input 
r m m
changes to I , MC is stable and so there are no critical races in MC.
° m ’ m
Variable y^1 changes only when the input is not 1^, that is it changes
only when not being used to prevent critical races.
To prevent combinational hazards involving q and I, an RC network 
shown in figure 4 is used. This also serves as a state device. Since
an electromechanical device is employed to shift, magnify or contract
the character, the time constant of the state device must be slightly 
greater than the time required for the electromechanical device to 
complete a command such as contract-right.
Expressions for the feedback and state variables are derived as 
follows.
From expression 2
Qx - I1+I4+I7+I8+I10+I12+I13+I14+I15
+12 y*+I3 y^+19 y^ + (16+111+116) y j * ^ 16 (5)
Q2 - (I2+I3+I5+I9) y^ , 5 , 9  ,
9
Expression for Y^ is derived as follows:
Q
Y^ is '1' if and only if the next state happens to be C, J or K.
The next state can be J or K only if the input is 12 or 13 or 15 or 19.
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The next state can be C if the input is 13. All these inputs are 
considered one by one.
2
If the input is 12, ^1 " yl
Q = y 2 ’3 ’5 ’9 .
v2 y2,2,2,2
2
The next state can be J or K only if y^ = 1 »
9 3
Hence if 12 q^ is true Y^ is true. If the input is 13, = y^
3
and the next state is J or K if and only if y^ = 1. The next state is C 
3 9
if y^ = 0. So Y^ is true whenever 13 is true. Similarly for the
inputs 15 and 19, the terms 15 and 19 q^ are to be included.
9 9
Hence the expression for Y^ becomes Y^ * 13+12 q^+I5 q^+19 q^. (7)
Expressions for other state variables are derived in a similar manner
and are given below.
Y^ « 15 q1 + 12 q^ q2 + 13 q 1 q^ + 15 q ^  + 19 qx q2 (8)
Y3 - 19 + 12 q ± +  13 qx + 15 q;L (9)
y6,ll,16 = n  + I6 + m  + I16 ^  (10)
Y 3 = 12 + 13 qx + 15 qx + 19 q± (11)
' X ’X m  '  15 q_i + 19 + 12 ql q2 + 13 ql q2
+ 15 qx q2 + 19 qx q2 Q 2 )
There are five bits in the output code viz, Z^ Z2 Z^ Z^, Z,.. Expression
for Z^ is derived as a typical example.
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• 1 if the Input is 12 and yZ ~ 10 i,e’ if
—  3 2 3 5 9
12 q^ is true Z^ is true. If the input is 13 and = ^
Z^ is 'I*. Hence is true if q2 Is true. If the input is
15 or 19 and q^ q2 is true, Z^ is ’l 1. If the input is 1 ^  or 1^^ or 1^
and * 1 or 0 , is true. i.e. Z^ is true if 111 or 16 or 116
»
is true. Hence the expression for Z^ is
Zx = 16 + 111 +116 + 12 qx ^  + 13 qx q2 + 15 q3 q2 + 19 q± q2 (13)
Expressions for the other output bits are derived in a similar manner 
and are given below.
Z2 = 12 q;L q2+I5 qx q"2+I9 ^1 ^ 2+14+17+18+110+112+113+114+115 (14)
Z3 = I3(q1 q2+q’1)+I5 q'j+Ig ^+14+17+18+110+113+114+115 (15)
Z4 = I2(q'1+q1 q^)+I3 qj+1.5 q^+116 q^+19 q^+Ill ^+16+110+112+113+114 (16) 
Z5 = I2(q1+q1q2)+13(q1+q1q2)+l6 q.j+111 q^Il+14+17+18+112+116 (17)
Expressions 13 to 17 on simplification yield the following
Z1
« TBL q1q2+RBL q ^ + T R L  q^q2+TRBL+TRB q^q2+TRBL+TRBL (18)
CM
tsl = RL q^q2+TB q^q2+TBL+RBL+TRB+RL q^q2+TRL (19)
Z3
= TB q^+TB q2+TB q^+RL q^+TRB+TBL+TRL+TBL (20)
Z4
= BL q2+RB q ^ B L  q-j+TR q^+TRB+TRL+TL q +TRBL q ^ (21)
Z5
= TR
1 * 
q2+RBL tfj+BL q2+TL q^TRM+TRB+TBL (22)
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3.6 Combinatorial Network - Phase 2
A flow chart for Phase 2 operation is given in figure 5. The elements 
used to implement this network are shown in figure 6 .
A row or column of the grid is considered illuminated if one of the 
cells in the row or column is illuminated. Let represent the output
from a cell which is in the ith row and jth column of the grid.
s ^  = 0 or 1 depending on whether the cell is illuminated or not. The
binary variables c^ and r_^ defined by expressions 23 and 24 give the
information whether the jth column and ith row are illuminated.
cj ’ I  .  o 3 ’ ° ’ 7 (23)
7
r . = E s.. i ■ 0, 9 (24)
~ j - 0
Figure 7 shows a realization of c^s and r^s using NOR logic.
Figure 8 shows an input selector which is used to select pairs of 
rows or columns one at a time for comparison.
At the start of Phase 2 operation the state of each flipflop in the 
Phase 2 network is as follows.
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Designation Type Location State
FA1 Reset - set Figure 9 0
(bistable)
FA2 " " 0
FA3 . " Figure 8 1
FA4 " " 0
FA5 " " 0
FA6 " " 0
FA7 " " 0
FA8 unistable Figure 10 0
FA9 " " 0
FA10 Reset - set Figure 11 0
(bistable)
It will be seen later how the initialisation of these flipflops takes 
place.
It is assumed for the sake of clarity in describing the Phase 2 
operation, that the character has been centered in the right-left 
direction during Phase 1. This sets flipflop FA2 which in turn allows 
the binary valued r^ signals to flow through (figures 9 and 12). The
c. signals remain inhibited as FA1 is in the 'O' state.
«l •
The binary variables Hl?‘— _ ^5 (figures 9 and 12) assume the
logical values of the r^ variables as follows.
HI * r LI *= rQo 9
H2 - r 1 L2 - rg
H3 = r2 L3 » r?
H4 = r3 L4 r6
H5 = r4 L5 = r5
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The variables HI to H5 and LI to L5 represent the rows above and below 
the horizontal axis of the grid respectively.
In the input selector FA3 is in the 1 state to start with. This 
allows only HI and LI to pass through while H2 L2 etc. are inhibited. 
Thus in figure 10, H and L assume the values of HI and LI. The H and L 
signals are used in the comparison circuit (figure 11) to determine 
the proper circuit output. Listed below are the different possible 
outputs.
H L Required operation
0 0 Skip to next inner pair
0 1 Shift character (half-up)
1 0 Shift character (half-down)
1 1 Character centered
The skip to next inner pair for further comparison is effected as 
follows. Since HL is 00, FA8 is set (figure 10). Shaper S emits a 
pulse which sets FA9. FA9 returns to 'O' state after t seconds. The 
neat negative pulse on the cc line resets FA3 and sets FA7. Therefore 
the input selector changes H to H2 and L to L2. If HL is still ’00', 
the pulse emerging from the delay line passes through to set FA9 again. 
The delay A must be greater than the time constant t of FA9. During 
A-t, H and L are allowed to take on the values corresponding to H2 and 
L2. The pulse would be recycled as many times as required.
If the Phase 1 network has centered the character in the top-bottom 
direction, c^s would be passed through to become H2, H3, H4, H5, L2, L3, 
L4, and L5. HI and LI would be '00' (from figures 9 and 12) and the 
comparison would start from H2 L2.
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When the character is centered by the Phase 2 network, FA10 is 
set which resets FA1 and FA2. When both FA1 and FA2 are in the 0 
state,signal in the R line of figure 8 sets FA3 and resets FA4, FA5,
FA6 and FA7. Also the Phase 1 network is returned to its starting 
state D, by holding the primary input at 14 (figure 1 ). The output 
associated with total state 14 D is inhibited. To process a new pattern 
the 'START' button is to be pushed once.
3«.7 System Operation
The character is mounted on its frame and the initialise button is 
pushed once. This sets FA 10 which initialises the Phase 1 and Phase 2 
networks as described in section 3.6. Pressing the 'START' button 
resets FA10 and allows the sequential circuit to read the primary inputs 
and change state accordingly. If for any reason, the character on the 
grid while being centered is lost, the centering process is stopped and 
the networks are initialised. Pressing the START button would initiate 
the centering process again. Lamp annunicators are used for displaying 
messages, like 'character partially centered' etc.
3.8 Hardware Implementation
A scheme to realize the logic circuits is shown in Appendix A.
In arriving at this scheme, the following considerations have not been 
taken into account
(1) loading rules for interconnecting the logic elements
(2) number of terminals available on each element.
On account of this, at the time of building the device proposed in 
this thesis, it would be necessary to modify the implementation scheme.
The boolean expressions for the internal and output state variables 
of the sequential network are summarized in Table 9.
. 152220
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CHAPTER IV
SIMULATION OF THE CENTERING DEVICE
The sequential network part of the logic device was simulated on 
an IBM 1620 Model II computer. The general system flow chart for 
simulation is given in figure 24. A listing of the program is attached
as Appendix C. The purpose of the simulation has been twofold.
(1) To check the behaviour of the sequential machine, for proper 
operation, as envisaged in the flowtable.
(2) To serve as part of an overall simulation program of the entire 
pattern recognition system proposed by Dydyk^. The program
solves Boolean expressions 5 to 17 for finding the next states and output 
states. The program does not take into account the stray delays 
involved in the logic elements. While all operations to shift the 
character are performed automatically, magnification and contraction 
have to be performed manually. The program prints out on the typewriter 
the grid contents whenever such operations are called for. One has to 
enter the data of the magnified or contracted character for the program 
to carry on. This is a drawback of the simulation program.
Input to the program is from cards. A '1' is entered for a cell 
that is illuminated and a '0* for one that is not illuminated. Figure 25
•shows the simulated grid. It has 32 rows and 28 columns. The simulated
grid is larger in size than the real grid to enable one to enter all the 
data pertinent to the character.
Discussion of Results of Simulation:
Results of a typical simulation run is contained in Appendix D.
The character T is shown at the start of the centering operation. It
26
R eproduced  with perm ission o f the copyright ow ner. Further reproduction prohibited w ithout perm ission.
is touching the left side of the grid and hence the primary input is 
'001' in decimal code. This corresponds to a primary input of 12 in 
the flowtable. As the sequential network is in state 'D' to start 
with, it changes to state B (coding is 000100). The output associated 
with stable state B is 00011 (full-right). The character is shifted 
two blocks to the right, whereupon the primary input becomes 15 and 
the internal state changes to J(101101). The output associated with 
total stable state 15, J is 'half left'. When the character is shifted 
half block to the left the primary input and next state change to 16 and 
D (000000). When the corresponding output command 'contract' is 
performed, the internal state changes to A(000010). This requires the 
character to be magnified and the grid contents as at this time of the 
program are printed out row by row. On magnification, the primary 
input changes back to 16 and the total state becomes 16, A. At this 
time the pattern has been partially centered (a message to this effect 
is printed out). Control is transferred to Phase 2 network, which 
shifts the character such that it is symmetrical with respect to the 
top and bottom sides of the grid. It is seen that the character occupies 
13 rows on the simulated grid or about five and a half rows on the grid.
A character as this one, can get centered only if the output commands of 
Phase 2 network call for shift operations over half a block or cell.
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CHAPTER' V 
CONCLUSIONS
The use of photocells for the grid has certain drawbacks. When a 
character is projected on the grid, the cells near the projected 
character would be activated to some extent and erroneous inputs are 
likely to occur. Use of the additional pair of columns and rows on the 
sides of the grid to supply the primary inputs, has permitted maximum 
expansion of the character within the grid. To minimize erroneous 
inputs the operation of electromechanical drives to shift the pattern 
should be as fast as possible. Simulation of the device shows that its 
performance is satisfactory. In the absence of information regarding 
other logic devices to position characters or patterns on grids such as 
the one used here it is not possible to make any comparison. The 
logic device proposed here is however considered novel for a pattern 
recognition system such as the one proposed by Dydyk\ it can also be 
made to handle a string of characters by modifying the grid size and 
suitably changing the Phase 2 design.
28
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APPENDIX A 
DIAGRAMS
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TABLE I 
Output Codes
Decimal
Coding
1
3
4
5
6
7
8 
9
10
11
12
13
14 
16
17
18 
19
Operation
Magnify 
Full right 
Full left 
Full up 
Full down 
Half up 
Half down 
Half right 
Half left 
Contract-right 
Contract-left 
Contract-up 
Contract-down
Pattern centred in top-bottom direction 
Pattern centred in all directions 
Pattern centred in right-left direction 
Contract
Binary
Coding
00001
00011
00100
00101
00110
00111
01000
01001
01010
01011
01100
01101
01110
10000
10001
10010
10011
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TABLE XIX 
Explanation of Internal States
State Nature Disposition of character on
grid
AA Initial Touches none of the sides
B Initial Touches left side only
C Initial Touches bottom side only
DA Initial Touches bottom and left sides
E Initial Touches right side only
DB Initial Touches right and left sides
DC Initial Touches right and bottom sides
r
DD Initial Touches right, bottom and
left sides
H Initial Touches top side only
DE Initial Touches top and left sides
DF Initial Touches top and bottom sides
DG Initial Touches top, bottom and left
sides.
DH Initial Touches top and right sides
DI Initial Touches top, right and left
sides
DJ Initial Touches top, right and bottom
sides
DK Initial Touches all the sides
AB Final Centered in right-left
direction
AC Final Centered in top-bottom
direction
AD Final Centered in all directions
JA Intermediate Touches right side only
JB Intermediate Touches top side only
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State Nature
JC
JD
Final
Final
KA
KB
KC
Intermediate
Intermediate
Final
KD Final
60
Disposition of character on 
grid
*
Centered in right left direction
Centered in top-bottom 
direction
Touches left side only
Touches bottom side only
Centered in top-bottom 
direction
Centered in right-left 
direction
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TABLE VII 
Partial Output Matrix
Internal
State II 12 13 14 15 16 17 18 19 H O  111 112 113 114 115 116
A 00001 10010 10000 10001
B 00011
C 00101
D 01101 10011 01101 01101 01110 10011 01011 01110 01110 01100 10011
00110
01000
10000
O '
E 00100
H
J 10010 10000 01010
K 01001 00111 10010
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TABLE VIII 
Output Matrix
II 12 13 14 15 16 17 18 19 110 ill 112 113 114 115 116
A 00001 00011 00101 01101 *00100 10010 01101 01101 00110 O H I O  10000 01011 01110 01110 01100 10001
B 00001 00011 00101 01101 01010 10011 01101 01101 00110 01110 10011 01011 01110 01110 01100 10011
C 00001 00011 00101 01101 00100 10011 01101 01101 01000 01110 10011 01011 01110 01110 01100 10011
D 00001 00011 00101 01101 00100 10011 01101 01101 00110 01110 10011 01011 01110 01110 01100 10011
E 00001 01001 00101 01101 00100 10011 01101 01101 00110 01110 10011 01011 01110 01110 01100 10011
H 00001 00011 00111 01101 00100 10011 01101 01101 00110 01110 10011 01011 01110 01110 01100 10011
J 00001 10010 10000 01010 10011 01000 10011
K 00001 01001 00111 10010 10011 10000 10011
ONLn
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TABLE IX
Summary of Boolean Expressions to 
Realize Phase 1 Network
Qx - I1+I4+I7+18+110+112+113+114+115
+12 y*+I3 y^+I9 y* + (16+111+116) <5\
Q2 = (I2+13+15+19) y l ' l ' l ' l (6)
= 13+12 q^+15 q^+19 q.^ (7)
Y* = 15 + 12 qx q£ + 13 q± q£ + 15 q± q.j + 19 qx (8)
Y^ - 19 + 12 qx + 13 qx + 15 q ± (9)
yJ’J1 *16 - II + 16 q;L + 111 q;L + 116 qx (10)
Y^ - 12 + 13 q x + 15 q 1 + 19 q;L (11)
- 15 ^ + 19 < 1 + 12 <1 "2 + i3 <1 v
+ 15 qx q2 + 19 qx q2 (12)
Zx - TBL q1q2+RBL q q^TH, q^+TRBL+TRB q ^ q2+TRBL+TRBL (18)
Z2 = RL qjq2+TB q ^ q2+TBL+RBL+TRB+RL q ^ + T R L  (19)
Z3 - TB q-j+TB q2+TB qj+RL q^TRB+TBL+TRL+TBL (20)
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Z4 - BL q2+RB q ^ B L  q1+TR q +TRB+TRL+TL q^+TRBL q . ^  (21)
Z5 = TR q2+RBL q^+BL q2+TL q^TRBL+TRB+TBL (22)
c
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APPENDIX C 
SIMULATION PROGRAM LISTING
68
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*
*SPS PROGRAf (SIMULATION Or Cl N i c RING DEVICE
-*3 I MULATLO GK I O SILL 52R0*o * 2o 
*ENTER GRID DATA OF UNCENTZREO 
^THROUGH CAROS USING COLUMNS 1
*  IF TYPICAL SIMULATED GRID CEL 
*GR I D ( I < J ) T He. PRIMARY INPUT C 
^NOTATION............TOP
* RIGHT
COLUMNS•
PAT i C- R N rx wl W dV r< U L 
TO 28 ONLY•
IS DENOTED oY 
LLS Ai-ic. IN r OR 1 RAN 
( ( G R I D ( I 1J) 1J - 7 t 2 £ ) * 1=5*6)
I ( GRIU( I t J ) 1 I - 7  t 26) * J = 20 * 24 )
■>;- 50T l OM ( ( G R l D ( I , J ) , J - 7 , 2 2 ) » I - 2 7 , 2 c s )
•i!- LEFT < ( GR IOC I *J) * 1=7*26) »J = 5*6 )
PROGRM PRINTS OUT (jR I D COiMTlN f j  i~ Or< l O ^ T i  I ON AND 
■^MAGNIFICATION* C ON TP A C T /r-iA o N I r Y THE P A I 1 c: AN I 0 T H z. 
*EXT£NT Or ONE SIMULATED GRID CELL ANO ENTER GRID DATA 
*  R 0 W D Y ROW THROUGH TYPEWRITER*
*V-C I OR ZVAhi CONi m INS Trie. OUTPUT VAr IAoLc.5*
4 VtiCTOR YVAR CON I A INS THe I NTc-HisAL 3  T A 1 e VARIAJl 
-X-VECTOR CUE’ CONTaTNS THE Q VARl.rDLZS
C.NTt_K i Do A 
c.N TLR2DSA 
LINE 05
AREA
2o * OPeKA I I v-(NCOiNa I 3iJAe
P e. r% M T I Gl\L 1oDAe
RmT I ON
PcRmT I oi
Cl/NdT? 0 m ^
F INAL
De> A
ouUiMY i DSv-
GDUMY
O ' J l v I T
|M(3
NPUT
« M UJ
POU
po u t ;
CONTRACT I 0 N '»>
COiSTRACT ION UP® 
CONTRACT i ON LcFT<a 
CONTRACT ION RIGHTS 
n 1 r a l  i i on down®
RID ujLr ORci CLN i c.R I iSG®
C c N T LRED®
27 * OPe.RAT I ON IS MA G is I r I A T I ON®
1 6
I7*UN0EFINED OUTPUT®
35 * PRLSS ST«R 1 iO PROCESS Ne.W PA 1 1 LRNG
22,  Trie. PRIMARY iNPO 
41 ,  PATTERN center
I:
d u e
R I GHT 
R U N 
SCR I N 
STGR 
TEMP
OS 
OS 
u co A 
OS A 
OS 
OS
IN TOP dG1 1 CM DIRLlTion®
4 1 , PATTERN CENTERED IN RIGHT LEFT DIRECTION® 
1 * @
2
5
JUMPY 
Gk I O 
5 
5
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TEST OS 5
UPSET i 05 A R I GriT 9 Tcj*iP
DC 1 t G
UPSET 205 A T(—t'-’iP * A I GriT
DC i *G
Wc I GT D5 3
DC 1 * G
XPLEN1DAC AG»PRiZ33 cd
Y3TAT D A C 3h » i He 1Nf i
Y V A R OS 6
DC 1 • G
ZERO DC 2.(3 9 C
DC 1 4 (at
Zc.k0  i DC 6 t'j
ZZA02 Dc 3 f 0
DC 1 * G
Zll R 0  A 0  3 lo t  O
ZOUT 03 5
Z3T «T lU A v 1 o » T hi 3 GGTf
Z V A OS 5
DC 1 * G
Z W A I i DS 5
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a AT I O c.’N T;. 
AL 3 \ A I E
rs. GA I O Drt I 
I s 3>
( Or*-5 ROW TO 00 i i OjVi(tt>
■ I N I T I AL I 3^ T I •
'_OiviCJ\.3rt
i< t ^  1 ^  c.
TF t‘yi ^Tk i 0 
Tr Y\/hA » i-iriCl 
TFM ZV«pi i j 
Tr A R E A * ZERO 
3r GSIl.1 
G3bA'»'+li.
5LXM-X- + 1 £ ♦ 0 ( 1 )
5i_ X M *‘t l £ i u  ( 2 )
0LXivr;'"+ i 2 * - ( 3 ) 
s L X i ' 1 w +  i £  ♦ 0  ( F  )
~i L. X i •! ■><•+■ 1 ci » ^  C o )
OLXTiX ■+■ 1 Z » 0 ( 6  ) 
ol_ XM * + 1 Z » 0 ( 7 )
Tip Ur JuTItSi UPSL ri + i 
'■IF UPSc i Z + 5 * UPSi_ i ST 1
RRc. hj I NG 
P i -i A 3 c. 1
1 ,N| jhi
T nZ
o L X M * + 12*-32( *z.)
TF 3 T 0 A * 3 C R I N
KiT\-OGuO;*i Y 
TDM GDD.'.Y + 2o * REMO 
.TRN.MST wk « GDUMY * 6  
TDM GDUMY-rZci « 0 
AM STOR »£3 
3 C X M * —6 0 t1 (2 )
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3/A i VCOisiS i 9 
i< . ^  o i o 2
K < ^j i 04
□ TM put  . 0
*
~«POU i I Nc. r Gk i c.  ^ t i i -io I NPUT
LK"_o Tr M Wt- I G i i J t 9
Tr M 4 i k ♦ ^
TFM ZGUT .>>
Tr M S I GriT t 0 
CF ZERG-27 
TRNMGDUMY 1 i ZERO-27 
TRNMGDUMY2 * ZERO-27 
TRNMGDUMY _> . ZERO—2 7 
TRNMGDUMY3+23 » ZERO—27 
SF ZERO-27 
TF r-'i T L-riP * ^
T F M 3 T 0 r(. G 
TFM ZWA I T » j 
Tr NPUT » Z c. R G 3
INPUT Tr .M Tu-3T » GR I D + 1 1 5 
oLXM*+ I 2 « -  1 6  ( 1 )
5D IT AiT£3Ti 1 1 
AM Tt-3 i * 1 
5CXM-«-—24 * 1 (1)
3D F + 4o t CTk 
TDM 0 T Ri 1 
TFM TC.ST . GR I u + 146 
3 I isPU T + 1 2
■ft*
INPUT 1TFM TE3T . GRID+190 
TDM CTK t o 
3LXM-'<--r 1 2 . — 20 ( 1 )
3D 1TB.TEST.11 
AM Tc-S I . 28 
3 C X Mi + — 24 . 1 ( 1 )
3D i'‘T4c.CTr<
TDM CTR.1
TFM TEST . GR I D-r 1 9 1
3 I inIPUT 1 +24
+
I NPUTZTFMi TEST . 0R 1 D + 734 
T DM CTK.u 
oLXM-Rt IB . -  1 o I 1 )
-oD I TO. TEST.11 
AM TEoT.1 
30 XM + — c.9 .1 ( 1 )
3D ifT4S.CTK
TDM v. I R* 1
TFM TEST * 3RID + 7o2
3 I i\PUT2 + 24
. »yc
INPUT3TFM Tcio i .GRIO+172
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7 2
TDM CTR » 0
BL XM «■ t 1 3 t — 2 C ( i )
3D I TD ♦ Tc_ 3 i «1 1
am T — 3 T *28
wwXi f 1 C 1 )
3D ■-+4 8  i CT”^
TDM CTR* 1
TFM T2STiGRID + 1 73
u-» INPUT3t 24
T r M C J r\ « 0
I i m '“‘>. '1 V.’.— i v; i I 0  I J
5 I isrw’T !
I T U A M U - I G  i * A  $ v
3 I N P U T 2
ITC »ju I OT u f  ^
uJ I i \ P ^ T 3
I T D Pi i’m !,jl_ i  o T » i  * >
D L X H iZ iG C  ( 7 )
i’m-m W 2 I C 7 i  2  4 i  i
3 X ^rl2, :CC-99
H
3 3 X T nC'Lil" i  ^1 (
CJ
if
TA3LZ TDM NPUT ♦ 1
Li Sk Ct iw i
TDM Nr'G i — I t
o w f~g. i
TDM NPUT - 2 *
3 S rs V- 3 1
T D tv’ N P U i -D *
3 SRCH 01
TDM NPUT -3 ♦
Q SRCH »*• X
TDM Nr JT —■ —t«
3 S P w H0 1
TDM Nr-UT—o f
8 Srx'wH0 1
T D M NPUT -* i «
3 SPCr; '-J i
T D M NPUT -3
3 •l . M H 0 1
73 M , ,r-> • . -r-yj 1- 0 *
LJ w) X *'
I D M NPUT X0
LJ Or^vh 0 1
T t_> * A isiF'JT“ 1 X
SRCH 0 1.
TDM Nr"'U i- : 2
3 3 PCH C 1
lulli i\r'U 1— 1X w
rry ~ ^  C N0  1
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7 3
TDM in HU 1—14*1
o S*'*' G H 0 1
TDM NPUT —15*1
j-'-
*RCUTIN2 TO FIND Cl
3 R H ^  1 VJ r*> T V P 0 U I 1
Vj N T Y w ^  I G 1 a
i< »  ^^  1 C 2
i< **-> 0  1 ^4
l>D LPHAC1+24,NPUT-1
3D LPHAC1+43 * NPUT —2
5D LPHA31+72 * NPUT —4
5D LPHAO 1 +96 1 NP'JT — 2
5D LPHAC1+95*NPUT-1
DD LPHA01+95 * NPUT— 1
DD LPHAO 1 + 120 , NPJT-,
3D oi-TACl * ,nPUT
3D 6 cTAD 1 * NPUT —3
dD 5c.Tn j  1 i NPUT — 6
t_>D 3 £ T A C 1 i NP U T — 7
33TA01 , NPUT — 9
3D 3ETA01 * NPUT-1 1
5D 33TA01 * NPUT-12
DD j c T ^ . I  » N?U i — 13
DD oliT Awl i NPo 1 — 14
LPHA 3 1TD,M G U £ — 1 * C
*3 SRCH02
Ij^T nO 1 * Y V r\ P — ^
3 L P H hCl
■“J I"*. 32TAQ1 , YVA9-3
3 LPHAC1
3D 3LT AC 1 iYVAR—2
3 LPHaO1
3D oaTAOl * WAN— 1
£/ LPHAO1
3D 2ZTA01 , YVAR
3 LPHA01
3ETA 0 1 TD:M G'JE- 1 * 1
J L
-&ROUTINE T ^  •' I Nt-" U c.
K ^  r\' i n ^t— LFHAC2+24 »iNPUT— 1
. 3D LPHAO2 + 24 * NPUT—2
ljD LPfinvyL + 24 * NFUT — 4
qD L P H <-% 0 2 + 2 4 * N p U T — 3
LPH A- d T D •'-1 QUl* 0
o SNCHv3
3D 3£TA02 * YVAR —4
LPHA02
£j ZL * A3 2TDI'•i CUO* 1
#
-*• O ''V *T I NZ TO FIND Y12
*
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3D o L- T Ao j • NPUi-4
3D LPHm03 + 24 «NPu T- 1
5D LPHh OD+2 4 % NPUT- 2
3D LPHA02 + 24 t NPUT-3
TDM YVAR—5 . 0
3 5RCH04
c: r> 3ETA03 *GU2-1
Lj LrHrtOJ
3STAO3TO.M YVAR-5♦1 
-*
4-ROUTINE TO FIND Y2359 
-ft
SRCHC43D LPHA04 + 24 »NPUT-4
oD LPHA04+24» NPUT—3
3D LPHm 04 + 4o « NFUT — 1
ZL-> L> LPHrtC4 + 4r. » NP U T — 2
LPHAG4TDM YVA^-4,0
o SRCH05
3D -:<-+24 »DUE— 1
3 rr x " h /,w/ w 1 t-\ w -f
3 HI 4 + 24 t DUE
o LPFA04
3D oc-TAaC4 i GUE — 1
c> L. PH Hi 4
3 E T A 0 4 T D''i YVAR—4 < 1
rlOU i I Nc. TO FIND Y13
*
SRCH055D 5ETA05 « NPUT-3
ooD LPHA05 + 24 «INPUT-1
3D LPHAOc + 24iNPUT — 2
50 LPHA05 + 2 4 , NPUT — 4
LPHAD5TDM1 YV~R-3.0
3 SRCH06
3D 00 2 T rWO % OjUlO— i
3 LPHAC5
3ETAG5TDM: YVAR-3,1
*ROUTINE TO F I ND Y 1 5
OROl I w tOJwJuO LPiino6r24 ♦ NPUT — 2
Olj LPHh 06 + 24 »i\PUT —4
50 LPF/-.Co-f 24 < NhUT — 3
loD uO-TnOot NPUT — 1
I .PHAO6 TDM YVAR —2« 0
3RCH07
3D uL 4 t-\ o 1 W “• 1
3 L r  t~i r-\ >D o
OA i A«5 1 l )  i'i, YVr,P-2 * l
.'(.H  H   ^ i -r r  . i — « (Xs■/*-> I i iN(_ To FI V6 « 1 1 f  16
S R w  T ij o LPHAC7 + 24 t  isPwT-5
u>D Lr'I-**-» w 7 + c4 » NPU T *  i a
-H H LPHAC7 + 2 4 • NPUT- 1 -
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• ' 5D BET AC71i iNi»—* U T ■
LPHAC 7 to ;4 YVAR—I i i 0
3 SRCH03
d D o ET + 3 7 (i GUE-l
U-/ LPHA07
BET AC7T 3?•1 YVAR — 1 , 1
-X-ROU i INE TO f i n d Y 1 9
SRCH3 333 LPHA33+24iNPUT *" 4,
33 LPiHAOS-r•24 » NPO'T-4
33 LPHAOBt•24 , NPUT
23 BET AOS»NPUT—2
LPHAC ST3r•\ YVAk i j
3 SRCHC9
53 cr> iv T a ^i_J i— 1 r*\ O 1QUE — 1
3 LPn.403
letao 3 T 3 1 YVAR,1
ttRC'JT INE TO F I NO Z 1
?'T
5  S C H 3D DD LPHAC9+ 2 4 iNPUT - 1
33 Lr'HMCS + 24 1 NrU 1—2.
zjD LPHA09+ 72 , i\i- o T-4
DD LPHAO 3 +7 2 , NPUT -3
3D 3ETAC9, NPUT-10
3D BET A 09» Nr- i — I _>
3D Bc-T A 0 'J »NPUT-5
LPHAC 9TD  '■1 ZVAR-4♦c
3 5RCH10
3D tt+24 « QU2 - 1
3 LPHm ;^^
LjD LPHA09, QUE
3 BETAO3
3D -"- + 24 »CU2 - 1
3 LPHAO 9
TD O II- T M w  ^, QUE
20 L P H A 0 9
BET AC9TD.Vi Z V A R — 4 * 1
*RGUT I NE TO FI  NO 2 2
Hr
3 N C H 1C33 LPHp. 1 j  +2 + , NhUT•-4
53 L rJ H A 1 C +24,,NPUT- w
53 Lr-ilri 1 v +O ^  , iNPU T ‘- 1
EC *“\ wu/ u i ln lw 1 l NPUT-3
ijO t_S C- 1 1 0 , ,N P U T — o
u j □ l .  I A U  »NPUT—7
53 5 E T A 1 0 »NPUT-3
53 3 l - T A 1 v , NPUT — 1 1
33 3ETA10 , NPUT-12
^ ->
CL, LL i +  1 .L> , NPUT-13
. S3 35 I /-» 1 ~ * NPUT—14
LPHA1 •C T 3 M Z.V+R—3 » 0
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7 6
3 SRCH11
ClJ LPHz-v 1 J » uUL
33 u>l. < m L  f Q'Jk. — i
3 LPHA13
30 * + 2 4 , CUE-1
3 LPHAID
30 t a 1 w , UU—
o LPHA1D
BETA 1CTDM ZVAR — 3 » 1
7C
ttRO'JT iNE TO FI  HO Z3
SRCH1 1 BO LPHA 11+ 24 ,NPUT —2
30 LPHA 1 1 + 7 2 iNPUT — 4
30 LPHA11+72.NPUT-3
30 S IT h I 1 , NPUT-3
30 ol-TAI 1 , NPU i - 6
0ETA11 , NPU T —7
50 cji -^TA 1 1 5 NPUT-V
-50 3 E T A 1 1 * NPU T-  1 2
BO BETA11 *NPUT—13
a □ o c. 1 m 1 1 , N P U T 14
LPHA 1 1TB ?-I ZVAR —2 , C
L) SRCH12
3D ■-'■+24 * DUE- 1
L> D i^ .T i-\ 1 1
oD ouT A 11  iuU i
lD L P H A 1 1
30 LPHA1 1 , Q U E -1
bu.1 A1 1 TDM ZV A R -2 ,1
-fr
*ROUT I NE TO FIND 24
5 kCH 12.3 D LPH+ i 2+1 DO, NPUT- 2
3D LPH A 12 + 24 » NPU T — 4
3D LPHA12+43,NPUT—10
- ^  <~>LJ LPHAv 1 2 + 43 , NPUT — 1 3
50 Lrrih 1 <1t 4o , Nr-'U T — U
0 0 LPHA12 + 7Z, NPUT—’l
50 3c.T 1 2 , Nr- U T — o
30 5ETA12,NPUT-3
0 0 >— T t-y 1 ZL , N r' U  1 1 1
30 E/ _. T A 1 2 , Nr' U T — 1 2
• 3D BETA 1 2 ,NPUT—13
LPHA 12 TOP, ZvA'^“ i , C
3 SRCH13
3D 5 c T 1 2 , C DU. — 1
3 LPHA12
0 0 LPHA1 2 , CUE-1
c» ijci tz 1 2
oO + 2 4 , 0 U E — 1
3 3 'c. T A 1 c.
Z) SETA 12
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3 LPHA12
3D □ E.T A 1 Z , G'Ji_
3 LPHA12
3ETA1 2TDi m ZVAN- 1 , 1
RjUT I NE TO FIND Z5
ft
3F1CH1z z D L P H A 1 z + Z A » NP J T — 1
3D LPHr-\ i j+ 24  , iNH U T — Z
3D LPHh 13+7 2 ,NPUT —S
SD LPHn13 + 7 2 , NPUT—10
3D □ ETA 1 3 , NPUT
3D 3ETA13»NPUT-3
3D 5ETA 1 3 , NPUT-6
3D □ ETA 1 3 ,NPUT-7
3D BET A 1 3 , NPUT—1 1
30 BETA 1 3 , NPUT—15
LPHA 13TDiM ZVAR,3
3 PUNCH
Z Z * + 2 4 , GUZ-1
BETA 13
Z Z 3ZTA12 , QUE
■zz LPHA13.
i_jD LPna1o,GOc- — 1
z 22~-'~r ' -» "3Z (_ 1 t-2 1
3ETA13TD 7 * *711* ' I * ' i  A
PUNCH VATYYSTAT
VI N 1  ^ \  ‘J •“ ^ -J
IN • 0 0  1 C2
:< ,00 134
WATYZo i  J~iT
W N T Y <-Vrifi---r
K A I  ^2) ♦ W w i U/ £-
:< , 00104
H
3D Zn 1 ZVh
U -+Z4
ZA AM ZGU J i 1
3D Zl3 ix_VAP<“ 1
z + C- “T
*.5 AM Z. ^  0  i »
3D ZC, ZVA^-2
3 ~Yr + 2 4
zz *-Mvi ■ z- O 'w1 "T ♦ -f
ZZ ZZ « Z Va- 4 3
3 *  + 24
Z J AM Z C Z i i 3
3D ZZ * ZVAR—4
u ■"■+34
ZZ AM ZOUT,15
3 EXIT+4Q
EX I T U ATVNiZZ
K ♦ C 0  1 0  £
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7 8
;< Iv u l 04
3 CO 77 N5
.71 cr ' 70 J 71:
JUMPY
POP
PCT
3LX
M Ai
•xrlZtn;!
ZC3T , 1,
SF u u 9 5
3X SC-flZfG-
3LX M& + 1 2  »
7F
U
STQfx »o'
J'J'-'P Y“
*3
A 7YNC
i<
i<
— -.1 /-N ->« - --- A s^. C.
% 'w C 1 G 4
3 Cv.'^NS
3 E 3 3 3 P
T> ._j iV.AGFY
3 E PP GR
c> r L rx11 G i
(3 FLLcFT
3 FLUP
3 ~ k~ 0  yV t'' J
h f :j p
3 HFDO'V^ i
Cj H F P I G T
3 HFL3F7
o CN“< 1 uT
3 Ci\LZF 7
•_> CN3P
3 ’>— I \ s^' V'J 1N 4
3 3PP0P.
o
3
P C 7 3
o ru^i_
CN70A7
v;A7Yr I \'Al_
;<
;<
, 0 0 1  0 2  
, CO 104
B BXI7
Vv hT Y r' • 3
i'C , 0 C 1 0 2
i< <00104
3 PHA221
V,' A i Y P 0 J 7 2
, 0 0  103
;< 1 /- /. 9 w s-, X v^-t*
3 f“7 '_J ' 7* -7 O'» i <-V Sw 4—
‘ 3 T M PP3HI7
3 c-G
‘3TM LL3HI7
v J j ' j
-vJC C
(7)
)
UMPY- 6  (7 )
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3 32G
FLUP 3T DUP »UP3 ET 1 t 5
3 •—> i— LJ
FLDO'.'FNA/.; SET 1 + 13. 1. 10
a m STOP,£12
5T SUP * UPSET2 +5
SM SET 1 + 13 1 1*10
3 3EG
HFUP s;.1 3UP + 83 * 28
3T
a m
3UP * U P d> 2 T 1 + o 
SUP+33* £3
id 3 c_G
Hi- DOWN AM ST O H «S4C
AM S E T l + 1 3 i 1*10
SM 3UP +33* £8
3T D U P * UPSETS+ 5
AM DUP + 8 3 *2d
.dM SET 1 + 1 3 i 1 i 1 0
3 2 ido
-if
ri r R I o T cj T M .- IF AT * 0
5 uui— Vj
V"
i iFLEFT3TM HrLT . 0
B 3c-G
X-
C NO 0 W N v'u A T Y B
K 1 0 C.
i< .00124
A SET i + i3i 1t 10
rv* i STCP *212
3T DUP * UPSc.T2+3
SM S E T1+13*1♦1v
3 SMTPAI
7C
CHOP W A 1 
i<
YC0NST5 
* 0 0 1 02
IN *00104
3T 3 U P * U P S E T 1 + 3
C N T R A T
CN3 IGTvJATVCON3T7
;< • 00102
l< ,00104
4 T M I T 1 v
3 CNTRAT
CNLEF TU A TY C ONST 6
i< *00102
;< * '-j + 1 d 4
STM LLSHITiC
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80
8 CNTRAT
‘a* «
y .
CNTRATXATYCCN 
3 *+24
YiAGFY WAT Y."■i AG
K » CO 102
K ♦ CO 104
3TM PUT * 0 
WATYXPLENI 
;< ,00102 
K , ^  U 1 0 +
H
3 L X M + + 12,—32(1)
TF STGR»3CRIN 
RNTYARZA-27 
!< ,00102 
TRNM3T0R♦AREA-27,6 
AN". S I » co 
3CXH+-43,1(1)
3 3 c.G
■K-HALF LEFT' ROUTINE
NOP
NOP
TF ARurt« ZuKO
AM o T 0<-< * 1
3F S i OR♦* o
A M 3 T C r< ♦ Z o
TF A -r- , -vA r\ C. ~ 1 ( C l  wi-X
TF 3 TOR * ARZAio
SM r T  --\ r* r  “7 o  » w  r\ f t
Cr c?TCR , , o
AM STCR,23
sex;’•iHFLT +24 ,1(2
33
tfriALF RIGHT ROUTINE 
*
-NO P
NOP
TF AREA , ZERO
CF ST CR , , 6
AH STOP , 2 0
TF AREA ,STOP, 1 1
SM 3 TOR , 26
CF AREA "CO
TRNH3TCP ♦ r-\ w t-*, 27
AH STOP • Z 3
2CXMHFRT + 2 4 , 1 (2)
.1 , t . u Uu - - .—
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SHIFT UP/SOWN POUTINE
NOP
OUP H
TF SET i + 1 I ,OUP-l
SF 4 —T 1 + 0
SF 5TOP i 1 6
TF Tc.M - , i OP
TF RIGHT*STOP
AM . Tc. too
SF TEMP, , 6
am TEMP » 07 ,
A M RIGHT(27
SET 1 TF
AM STOP,23
CF TEMP, , 6
OF RIGMT, , 6
3CXMOUP+ 3 6 , 1 ( 2 )
uD
M.
« j r l i i T LEiFT ROUTINE
NO? 
L. L 3 H I T H
NOP 
PUT H
Sr ST O P ,, 6
AM STOP, 27
TF AREA, S T O P , 11
SM STOP, 27
TRNi'i_>T0-^  ,h R E A - 2 ^ ,6
AM S T C R , > ■—  c~ o;
T R N M S T C R ,*_ P G <2. ** 1 »(b
CF S T C R , »6
-54 1 ,
- v / v.i i> _ i -'aL-i >*, /MV1 '■ i - 10
33
R I vjHT PCoT I Nc.
NOP
LJ
TF ARE p ,c— _ RG,
SF STOP, * 5
AM STOP, ”7 c.“
TF AREA, 5T03* 1 1
SM ST O R ,25
Cr A R i n - £2 2U
TRNMSTOR, Anl^M-27 ,6
AM STCR, 23
3CXM+—S 4 , 1(2)
33
PRINT OUT FsUU i llNu
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82
*
ft
-*PHA
'ft
PH A 3
LOW i
ENT 1 
ENT 2
3LXr*V" + 1 2 i —32 ( 2 )
SP 7Y
SPTY
WNTYLIME-1
ST O P »27
o T O S . cS
SCXM+-144,1(
2 OPi_kA i I Gin r I NAL SHIFTING OF PATTERN
ITEM ZOUT .GR IS+7C6
TFM CTR.GRID+373
TFM T E S T . G R 10+174
TFM RIGHT »GRI0+2 CP
TF STOR » TEST
TF T E M P .RIGHT
S L X M M r 12i~ i 6(£)
TFM L I GT .0.9
BD ENT 1 .STCR. 1 1
30 ENT 1 .T E M P .11
AM S T O P , 1
AM T i _ . i
3CX'•i - 4 S , 1 ( 2 )
'DLX:• i ■'! -r 1 2 . — 1 3 { 2 )
TF Z V A R . Z 0 Ui
TF ~7\ ■' r, t 7* _ r~ -r o
i—1 -s t-NT^.ZVAR. 1 1
ENT 2,Z W A I T , 1 1
AM Z V A R . 1
AM Zi/AIT.i
BCX.'M-+-43,1(2)
3 ENT2+1 2
AM WE IGT.2.9
B LOW 1
AM W E I G T .1♦9
TF STCR » SCR IN
Bl x ;M++12.—32(2)
BLX + +1 2 * E N T E R 1(6)
MM W E I G T . 12.10
SF 00C95
BX ++12.00099(6)
B3X B l G I N 1 — 1 2 . B^G INI —
B
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8 3
BEG IN 1
H!_<
ML C-
PHAS2
LOW 2
En t :
J b HL 0 3
3 H L 0  1
H L 0 2
3TM POT , 0
p PC
3  V] Z0UT,56
SM C T R » 5S
AM TEST i 5 6
AM PiCriT L a
B Pl"i AS2 1 043
O i» l
s \ in !•-!"< „ *-% i—. 
L v r  T O w  * Z_C.(
3T OOP , :JPSbT 2 +3
AM DUP+83 , 23
B P H a S 2 A + 72
A'-; STCR * 54 C
AM S E T 1 + i 3 i 1i 1C
5M O’GP-i-SS , £8
31 CUP , Ua Sc_T2 + w
AM D L P + S 3 ,28
SM
3
St-T 1 + 13, 1 * 10 
PHASE 1+72
2 TF'1 ZGOi ,GEI3+7CB
TFM CT R , GR I D + 7 E 7
TFM Tl-o T , GR 13+189
TFM R I G H T *^RIw+183
TF 3 i O k iTl j T
TF TEMP * R I Gi lT
3LXM * + 12,- 2 C (2)
TFM WE IGT t0(9
r—iL3U ENTS,STOP, 1 1
3D ENT3 , TE M P ,11
AM • ST O R ,2o
a m TEMP,28
3LXM-X--4S <1!2)
b l x ;•I + + 1 £ , - 2 0 ( £ )
TF ZVAR,20CT
TF Z W A I T ,CTR
33 ENT 4 , ZVAR, 1 1
33 + . N i 4 , Z W A I T , 1 1
SM ZVAR,23
n  \O . * ! ZWAIT.23
3CX'.U-4C, 1(2)
U ENT 4+12
A  V , 'W E  I  G T  ,  £  ,  9
Lo L 0 W 2
A « .1; ’ i WE IGT, 1 ,0
TF STOP,SCR IN
BLX."' +  12,-32(2)
3LX * + 1 2 ,2NTER£ ( 3 )
MM WE IGT,12,10
SF 0 vG95
3X * t 12,00 0 9 9(5 )
3SX otG I INS — 12, BEG I f
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8 4
B
bEGIN2 b RLCO
5 RLC 1
3 RLC2
3T M PLfT « 0
3 PC
RL.3 1 uT,M HrRT t 3
3 PHAS22+72
RLC2 3T M H F L 7 *3
B P H m j^£.^t 7 b
RLOC SM TEST.2
SM R I G H T .2
AM Z G C T .2
AM C T R . 2
3 PHA322+48
OEiN D C C M — N 3
R eproduced  with perm ission o f the copyright ow ner. Further reproduction prohibited w ithout perm ission.
APPENDIX D 
RESULTS OF SIMULATION
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END OF ASSEMBLY.
125LO CORE POSITIONS REQUIRED 
00826 STATEMENTS PROCESSED
EXECUTION
PATTERN ON GRID BEFORE CENTERING
!
5000000000000000000000000000- (Jl 
5000000000000000000000000000 02
500QOQQCOQQOOOOQOGOGGG000000 05
OOOOCOOOOOOOOOOOOOCOOOGOOOOO Oil 
OCOQOQQOOOOOOCQQOOQOCOOGOOGO 05 
OOOOGOOOOOGOOOOOOOGOOOGOOOOO 06 
OOOGOOOOOCOOOOOOOOOOOOOOOOOO 07 
OOOOOOOGGOOOOOOOOOOOGOGOOOOO 08 
OOGOOOOGOOOOOQQOOOOGGOQQQQOO 09 
OOGGGOOOOOOOOOOOOOOOCOOOOOOO TO 
OGOOOOOOOOOOOOOGOOOOOGGOOOOO fl 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  12 
OOGOOOOOOOOOOOGGOGOOOOOOOOGQ 13 
OOOCllllllllllllllllllGOOOOO Hi 
OG00111111111111111111000000 Is 
OOOOOGOOGOOOllOOOOOOGOOOOOOO 16 
OOOOOOGOGOOOllOGOOOOOGOOOOGO 17 
OOOGOOOOOOOOllGOGOOOOOOOOOOO 18 
OOGOOOOOGOOOllGOOOOOOOOOOOOO 19 
OOOOGQOOOOOOllOOOOOOOOOOOOOO 20 
OOOOOOOOGOOOllOOOOOOOGOOOOOO 2l 
0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0  22 
0000000000001100000000000000 23
5000000000001100000000000000 2i|
5000000000000000000000000000 25
5000000000000000000000000000 26
5000000000000000000000000000 27
5000000000000000000000000000 28
5000000000000000000000000000 29
5000000000000000000000000000 50
5000000000000000000000000000 51
5000000000000000000000000000 52
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THE PRIMARY INPUT IS 001
THE INTERNAL STATE IS 000100
THE OUTPUT IS 00011
THE PRIMARY INPUT IS 00U
THE INTERNAL STATE IS 101101
THE OUTPUT IS 01010
THE PRIMARY INPUT IS 005
THE INTERNAL STATE IS 000000
THE OUTPUT IS 10011
OPERATION IS CONTRACTION
0 000000000000000000000000000  51
DOOOOOOOCOOOOOOOOOOOOOOQOOOO 52 
OQOOOOOOOOOGOOOOCOO000000000 53
5000 00 000 00 000 00 00 00 000 00 000  54
50000000000000 00 00 00 000 00 000  55
00000000000000000000  00000000 56
5 000 00 0000000000000000000000  57
5000000000000000000000000000  58
500QOOOOOGOOOOQOOOOCOQOOGOOO 59 
5000000000000000000000000000  105000000O0000O0O C O C0O O C O G000O n
5000C000G000CG0G000G0CC00000 12
500QOGOCOGOGOQOOOCGQOOOOQCOO 13 
O C O O O l l l l l l l l l l l l l l l l l l O G C O O  rt> 
f f C O O O l l l l l l l l l l l l l l l l l l O O O O O  15 
5 0 0 0 0 0 0 0 0 0 0 C 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0  1 6  
5C0C0C000C000110000000000000 17 
500COOGOOOOG0110CCOCOCOGGOOO 18 
5000000000000110000000000000  19
5 000 00 0000000110000000000000  20
5 000000000000110000000000000  2 l  
5 000 00 000 00 00110000000000000  22
5COOOOOC000001100COOOOOOOOOO 23 
5 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0  2U 
5 000000000000000000000000000  2 5
5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  2 6
5 000 00 0050000000000000000000  27
5000000000000000000000000000  28
5 000 00 0000000000000000000000  29
5 000 00 000 00 00000000000000000  50
5000000000000000000000000000 51
500000000 00 000 00 00 00 000 00 000  32
PRESS START TO ENTER GRID DATA TOP ROW TO BOTTOM
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Contracted character entered via typewriter as shown below
o o o o o o o o o o o o o o o o o o o o o o o o o o o o i
a
5
R
5
r
I
s
Rs
R
I
A
S
R
0000001111111111111111000000i
R
00000000000001100000000000001
R
s
R
15R
s
0000000000000000000000000000 §
R
s
R
s
R
s
R
s
THE PRIMARY INPUT IS ffOO 
THE INTERNAL STATE IS 000010  
THE OUTPUT IS 00001
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Contents of grid before magnification
OPERATION IS MAGNIFICATION
ffoocoo0000000000000000000000 51
5G0G0C0Q0Q0 0Q00Q0C000CG0G0C0 52
(JOOCCOOQOOGOOOOOGGGQQOGCOOCO 53
5COOOOOOQOOOOCOOOOQQOGOQOOOO 5U
(foooooocococoooooocooooooooo 55
500C000000000000GC0G0000Q000 56
5GOCOOOOGOOQOOOOOOCOOOQOOOOO 57
OOGG0 000 00 0 00 0 0GOGOOQOGOOOOO 58
0 0 0 0 G0000 0 00 0 0 0 0 0 0 G000000000 59
500000000000000000000000000 0 10
50000000000000 00000000000000 n
00G0000000 000000000000000000 12
50000 0000 0000000000000000000 13
5000 0011X1111 1 1 1 1 1 11 11000000 Ik
5 000 00 1111111111111111000000 Is
5GOOOOQOOQOQ0110GQOOQOOQOCOQ 16
5000000000000110000 000000000 17
5 000000000000110000000000000 18
5000000000000110000000000000 19
500000000000011000000000000  0 20
5 000 00 0000000110000000000000 21
5000000000000110000 000000000 2 2
500000000000011000 0000000000 23
50 00 00 0000000110000000000000 2k
5 000000000000000000  000000000 25
5COOOGOOOOOOOOOOOOQOQOOOOOOO 26
5000000 000000000000000000000 27
5000000000C00000000000000000 28
5G00000000000000000000000000 29
5 000 00 0000000000000000000000 JO
5GOOOOOOOOOOOOOOOOGOOOOOOGOO 51
5 000000000000000000000000000 32
PRESS START TO ENTER GRID DATA TOP ROW TO BOTTOM
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Magnified character entered via typewriter as shown below
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
S
R
S
R
gs
R
S
R
00000111111111111111111000001
0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1
B
1
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 !
R
5
p
5
R
THE PRIMARY INPUT IS ff05 
THE INTERNAL STATE IS 000010  
THE OUTPUT IS 10010
PATTERN CENTERED IN RIGHT LEFT DIRECTION
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Program p rin t out of centered character
5000000000000000000000000000  51
5 000 00 000 00 00000000000000000  52
50 00 00 0000000000000000000000  53
5 000 00 0000000000000000000000  5l»
5000000000000000000QOOOOOQGO 55
5000000000000000000000000000  56
50GOQCQOOOOOOGOOOGQOOQOOOOOO 57 
5OOGQOCOOOOOOOOOCQOOGOC0OOOO 58 
500COOGCOOCOOOOGOOOOOOCOOOOO 59 
50OOGOCOOOOOOOOOOOOOOOOOOOOO 10 
5QOOOQOOGOOOQOOOGOOQGQQOOOOO I I  
5 00 0 01 1 11 11 11 11 11 11 11 11 00 0GO 12 
5 000 01 1111111111111111100000  T3 
OOOOOOOOOOCOOllOOOOOOOGOOOOO II* 
5000 000000000 llOOOG'OOOOOOOOO 15 
50QGOOOOOOOOG110000QGGOOOOOO 16 
OOOOOOOOGOOOOllOOOOOGOOOOOGO 17 
50000GOOGOOOQ110QOOOQGOQOOGO 18 
OGGOGOOOOGOOOllOOOOOOGOOGOOO 19 
0000C0000G000110C000CCG00G0C 50
50000G0CG000011000000G000000 5 l  
500000G000000110000000000000 52
5 000000000000000000000000000  53
50000000000000 00 00 00 000 00 000  5A 
50000000000000 00 00 00 000 00 000  55
5 000 00 0000000000000000000000  56
5000000000000000000000000000  57
500000000 00 000 00 00 00 000 00 000  58
5 000000000000000000000000000  59
50 00 00 000 00 00000000000000000  JO 
5 000 00 000 00 00000000000000000  51
50 00 00 0000000000000000000000  52
PATTERN HAS BEEN CENTERED
PRESS START TO PROCESS NEW PATTERN
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1937
1952
1956
1961
1966
VITA AUCTORIS '
Born on January 10, in Madras, India.
Completed higher secondary education at Ramakrishna 
Mission High School, Madras, India.
Graduated from Madras University, Madras, India with 
degree of B.Sc.
Graduated from Delhi University, Delhi, India with degr 
of B.E. in Electrical Engineering.
Candidate for degree of M.A.Sc. degree in Electrical 
Engineering at the University of Windsor.
92
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